University of Tasmania
AUPEC 1.pdf (360.51 kB)

Improving fault ride-through of three phase voltage source inverter during symmetrical fault using DC link fault current limiter

Download (360.51 kB)
conference contribution
posted on 2023-05-26, 08:44 authored by Hagh, M. Tarafdar, Jalilian, A., Naderi, SB, Negnevitsky, M., Muttaqi, K. M.
The majority of distributed generation (DG) units utilize three phase voltage source inverter (VSI) to exchange electric power with the utility grid. The VSI employs semiconductor devices (SDs) with limited current withstand capabilities which are very vulnerable during grid faults. However, to ensure a secure and reliable operation of power systems at high penetration level of the DGs, most of the new grid codes worldwide require that the VSIs must have fault ride-through (FRT) capability. This paper presents a DC link fault current limiter (DLFCL) based VSI FRT scheme to improve its FRT capability. In the proposed scheme, the DLFCL is connected in series with the DC side of the VSI to limit the output current during symmetrical grid fault. The DLFCL does not have considerable effect on the VSI performance during the normal operation, whereas it limits the output current in all phases to the safe area operation of the SDs of the inverter. The effectiveness of the proposed scheme is validated through the simulation studies in PSCAD/EMTDC software.





Australian Maritime College

Publication status

  • Published

Event title

2015 Australasian Universities Power Engineering Conference (AUPEC)

Preprint server

2015 Australasian Universities Power Engineering Conference (AUPEC)

Rights statement

Copyright 2015 IEEE

Repository Status

  • Open

Usage metrics

    University Of Tasmania


    No categories selected


    Ref. manager